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Radiation-Induced Edge Effects in Deep
Submicron CMOS Transistors
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Abstract—The study of the TID response of transistors and iso-
lation test structures in a 130 nm commercial CMOS technology
has demonstrated its increased radiation tolerance with respect to
older technology nodes. While the thin gate oxide of the transis-
tors is extremely tolerant to dose, charge trapping at the edge of
the transistor still leads to leakage currents and, for the narrow
channel transistors, to significant threshold voltage shift—an effect
that we call Radiation Induced Narrow Channel Effect (RINCE).
Index Terms—Deep submicron CMOS transistors, narrow
channel effect, radiation effects, RINCE.
I. INTRODUCTION
THE sharp decrease of Total Ionizing Dose (TID) effects inthin gate oxides (below about 10–12 nm) of MOS struc-
tures was initially shown by N. Saks and co-workers in publi-
cations dating back to 1984 and 1986 [1], [2]. The results pre-
sented were obtained on laboratory-grade oxides, but were ver-
ified on commercial-grade oxides around a decade later, when
available commercial CMOS processes with lithographic di-
mensions as small as 250 nm were using gate oxides 5.2 nm
thick [3].
Although the gate oxide becomes thinner, hence less sensi-
tive to TID, the Shallow Trench Isolation (STI) oxide of modern
CMOS technologies does not scale down correspondently. As
a consequence, radiation-induced charge trapping in the STI
oxide still leads to macroscopic effects such as source-drain or
inter-diffusion leakage currents, ultimately limiting the radia-
tion tolerance of conventional CMOS circuits. Nevertheless, it
is possible with Hardness-By-Design (HBD) layout techniques
to eliminate this limitation, and eventually push the tolerance
of circuits up to the high level allowed by the gate oxide itself
(well above 1 Mrd). In these techniques, the NMOS transistor
is annular (Enclosed Layout Transistors, or ELT) to prevent ra-
diation-induced leakage at the edge of the transistor, and the p+
guardrings effectively cut leakage paths between adjacent n+
junctions at different potential [4].
This explains why the use of commercial CMOS technolo-
gies for the design of radiation-tolerant Application Specific In-
tegrated Circuits (ASICs) has grown considerably in the last
decade. The largest scale application of this approach is found
in the High Energy Physics (HEP) community, where tens of
different mixed-signal ASICs equip the detector systems of the
Large Hadron Collider (LHC) experiments under construction
at CERN [5]. These ASICs, manufactured in a commercial 250
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nm CMOS technology, represent a production volume of more
than 2000 silicon wafers (200 mm). Other successful examples
of HBD in both the 250 nm and 180 nm nodes can be found [6],
[7] and HBD itself has become a recognized subject for dedi-
cated sessions and courses at international conferences such as
NSREC [8].
With the semiconductor industry racing toward ever smaller
feature sizes in CMOS technologies, the 90 nm node is in use
today for top-end digital products such as microprocessors and
memories, and the 130 nm is widely available for ASIC design.
These advanced processes require very complex sequences of
manufacturing steps to achieve the integration of transistors
with excellent electrical performance in close proximity to
each other. Of particular interest for the TID tolerance of a
technology, STI-related steps (trench etching, thermal and High
Density Plasma oxidation) are tuned for optimal source-drain
isolation and to reduce narrow channel effects. Because of the
different challenges in different technology nodes, these pro-
cessing details also vary—sometimes significantly—and this
might ultimately result in noticeably different radiation-induced
edge effects in transistors. It is therefore interesting to study
the state-of-the-art technologies in this respect, to understand
the radiation effects and their relevance, anticipate the radiation
performance of commercial integrated circuits, and evaluate
whether HBD techniques are necessary for applications in
different radiation environments.
This paper concentrates on a commercial 130 nm CMOS
technology in view of its use for ASIC design in applica-




Measurements were performed on a set of custom-developed
test structures in a commercially available 130 nm CMOS tech-
nology. Similar measurements were performed beforehand on
samples provided by the same foundry, and also from a second
source (in both cases they were Process Monitoring Devices,
PMD). Although the PMD test structures did not allow for a
thorough investigation, the results were qualitatively similar to
those presented hereafter.
The custom-developed test structure, named “TID1”, was de-
signed as four columns of 16 pads each, giving access to all
terminals of NMOS and PMOS transistors of different types:
“core transistors” with 2.2 nm thick gate oxide, or “I/O tran-
sistors” with thicker oxide (about 5 nm), available for I/O or
analog applications using a of 2.5 V. Different transistor
0018-9499/$20.00 © 2005 IEEE
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sizes were chosen: a W array with (W from min-
imum size, 0.16 , to 2 ), two transistors with
( and 10 ). All these transistors were designed with the
conventional open layout. Additionally, an annular ELT tran-
sistor with minimum size ( , ) was
also included, together with a series of Field Oxide Transistors
(FOXFETs) whose source and drain were either n+ diffusions or
n-wells. The distance between the diffusions/wells was chosen
as the minimum allowed by the design rules, and twice it; the
gate material was the first metal layer (M1) and the transistor W
was 200 .
B. Test Setup
TID1 was customized for measurements at a wafer probe sta-
tion using the following equipment:
• X-ray irradiation system (SEIFERT RP149), in which a 3
kW X-ray tube uses a tungsten target typical of radiation-
effects studies on semiconductors [9];
• Karl-Suss PA200 semi-automatic 8-inch wafer probe sta-
tion is installed inside the X-ray irradiation cabinet, where
the X-ray tube and a CCD camera can move via a com-
puter-controlled motorized stepper. This allows the oper-
ator to either obtain a view of the chip under test to cor-
rectly position the probe tips of the probe card on the pads,
or to position the X-ray tube over the chip to perform the
irradiation. The wafer chuck is from Digit Concept and it
is thermally controlled over a range of 20 to ,
although in this work we have used it to keep the tempera-
ture steady at 25 during irradiation and measurements,
and to raise it to 100 for the annealing steps;
• custom-developed probe card with 32 probe tips (two
columns of 16, to match the size and pitch of the pads in
TID1). As for any high-precision low-noise measurement,
the signal line is “protected” by a guard surrounding it all
the way from the measurement instrument until almost
the probe tips;
• semiconductor parameter analyzer (HP4145B) performs
the static transistor measurements, applying and mea-
suring currents and/or voltages (typically, is measured
as a function of and );
• voltage source to keep the transistors under correct bias
during the irradiation and annealing steps;
• Keithley 707 switching matrix connects the measuring
channels of the HP4145B, or the output of the voltage
source, to the appropriate pads in the TID structure;
• all the instrumentation is controlled by a PC running Lab-
view, in particular the full measurement of the transistors
connected to 32 pads in TID1 (up to 25 transistors) could
be done sequentially and fully automatically.
This unique test setup enabled us to perform all the charac-
terization, irradiation and annealing operations on an individual
chip without the need for any manipulation, hence ensuring that
the extremely thin and fragile gate oxide of the transistors under
test was not damaged due to mounting on a package or other
handling.
Fig. 1. Top view of an open-layout NMOS transistor (left). On the right,
the same transistor is viewed along the A-B line (from the source or drain).
The radiation-induced positive charge trapping in the STI is represented by
the multiple crosses. This charge modifies the electric field at the edge of the
transistor, possibly opening a conductive channel even when the main transistor
is turned off. Leakage current can hence flow between source and drain—as
indicated by the arrows in the top view.
C. Irradiation Conditions
In this paper all doses are expressed in .
Irradiation was performed at room temperature typically at
a dose rate of about 458 rd/s; however, for one chip containing
NMOS transistors the dose rate was lowered to 20 rd/s. All tran-
sistors were irradiated in steps up to a maximum TID of 136
Mrd, and were kept under “worst case” bias during irradiation
and annealing: all terminals grounded for PMOS transistors, and
all terminals grounded except the gate, which was kept at 1.5 V
for core NMOS (this value was increased to 2.5 V in the case
of I/O transistors with thicker gate oxide). FOXFETs were also
biased as NMOS, with 2.5 V on the gate.
III. RESULTS AND DISCUSSION
A. Core Transistors
The results obtained on the ELT NMOS transistors demon-
strate the extremely high TID tolerance of the gate oxide of the
studied technology, since the radiation effect on their character-
istics—leakage current, threshold voltage, subthreshold slope,
transconductance—is practically unnoticeable.
On the other hand, the open-layout NMOS transistors were
affected by TID, as typically observed in any commercial tech-
nology [10]. As shown in Fig. 1, positive charge trapped in the
lateral STI oxide opens a conductive channel through which
leakage current can flow between source and drain—the para-
sitic lateral transistors turn on. Since this leakage current is small
compared to the current that can flow in the main transistor, it
influences the subthreshold region of the transistor I-V curve
but not the region above threshold, as shown in Fig. 2. The op-
erational consequence is that the NMOS transistor would have
trouble working as a switch (it could never be turned completely
off) or, in an analog circuit, in weak inversion. In an analog cir-
cuit where its bias would keep it well above threshold, this tran-
sistor would not suffer any significant radiation-induced degra-
dation, in a way very similar to the ELT transistor.
1) Radiation-Induced Narrow Channel Effect (RINCE)
It is interesting to observe that the maximum value of the
leakage current, defined as the drain-source current for
, has little dependence on transistor width, nor on transistor
length. In Fig. 3, the leakage current is plotted versus the TID
for different transistor sizes. Although the pre-irradiation value
changes with size, depending on the of the transistor, which
in turns depends on its size, all curves peak approximately at a
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Fig. 2. I curve in logarithmic (left) and linear (right) scale for a 10/10
m NMOS transistor before and after 3 Mrd (Vds = 1:5 V), showing the
radiation-induced leakage current between source and drain.
Fig. 3. Evolution of the leakage current with TID for different NMOS
transistor size, up to 136 Mrd. The last point refers to full annealing at 100 C.
The first point to the left is the pre-rad value.
few A. Even more interestingly, all curves reach a peak for
a TID of about 1-6 Mrd, and then decrease when the irradiation
continues at the same dose rate up to 136 Mrd. A similar peak
is shown in Fig. 4 for the threshold voltage shift of transistors
of different size: has been extracted by linearly fitting the
square root of the vs curve in saturation
and finding the intersection of the line with . In this case,
the voltage shift is strongly dependent on the transistor width,
the transistors with W larger than about 1 showing only a
marginal effect.
The observations in Figs. 2–4 can be explained as follows.
Radiation-inducedpositivechargesarequickly trapped in theSTI
oxide at the transistor edge, and their accumulation eventually
builds up an electric field sufficient to open an inversion channel
through which source-drain leakage current flows [11]. This
can only be observed when the current in the parasitic lateral
transistor is larger than the current in the main transistor at the
same , which happens after some 200 krd (Fig. 3). While
the build-up of positive trapped charge is fast, the formation
of interface states is known to be a slower process [12]. In
NMOS transistors, the negative charge trapped in interface
states only starts to compete with the oxide-trapped charge
with some delay, giving origin to a well-known rebound effect.
Fig. 4. V shift with TID for different NMOS transistor size, up to 136 Mrd.
The last point refers to full annealing at 100 C.
In the case of the STI oxide in the studied technology, and
at the dose rate used for our test, this happens when the TID
reaches a value between 1 and 6 Mrd. From this point on, the
interface states contribute significantly to the charge balance at
the transistor edge, increasing the of the parasitic lateral
transistor and hence decreasing the leakage. We point out that
in this paper we call these trapping centers interface states
because of their properties of being amphoteric (we will see
later that they trap positive charge in PMOS transistors) and
with slow buildup. Nevertheless, we have not addressed their
detailed nature in our study.
For narrow channel transistors, the charge balance at the tran-
sistor edges not only determines the accumulation, depletion or
inversion condition of the parasitic lateral transistor, but also in-
fluences the electric field of the main transistor. This effect is
known in CMOS technologies as “narrow channel effect”, and
it is observable in any deep submicron process as a decrease
of with transistor width [13]. In the presence of positive
charges trapped in the lateral STI oxide, narrow channel ef-
fect should decrease the threshold of sufficiently narrow NMOS
transistors, whilst it should increase it (in absolute value) for
PMOS transistors. This is indeed what we observe in Fig. 4 for
NMOS and Fig. 5 for PMOS transistors: in both cases the effect
is as expected more pronounced for narrower transistors. In the
case of the PMOS the charges trapped in the interface states are
also positive and add to the effect of the oxide-trapped charge,;
thus rather than the “peaking” observed for NMOS in Fig. 4,
in Fig. 5 we observe an increase of the slope of the shift with
TID.
The different sensitivity to TID of transistors with different
gate width illustrated in Figs. 4 and 5 has not been reported be-
fore, and we refer to it as “Radiation-Induced Narrow Channel
Effect” (RINCE).
The increasing importance of interface states with accumu-
lated TID is further confirmed by the following test. We have
cyclically performed irradiation and annealing steps to NMOS
transistors, where annealing steps were at 100 for a few hours
(4–60 hours, but typically about 15). Initial irradiation steps of 1
Mrad were used, then increased to eventually reach a TID of 102
Mrd.Measurementswereperformedaftereachirradiationandan-
nealing step, and we defined the increase in the leakage
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Fig. 5. V shift (absolute value) as a function of TID for PMOS transistors of
different size, up to 136 Mrd. The last point refers to full annealing at 100 C. For
PMOS transistors, due to the absence of radiation-induced leakage currents,V
was more easily extracted as the V corresponding to a specific Ids indicated
by the foundry.
current due to each irradiation step. Fig. 6 depicts the deriva-
tive of the leakage current with respect to the incremental TID
versus TID for every irradiation cycle (or the
increase of the radiation-induced leakage normalized to 1 rd of
TID). The idea was to anneal a good fraction of the oxide-trapped
charge at the end of each cycle, then irradiate again and observe
the effect of the freshly trapped charge on the leakage. From
isochronal annealing measurements [14] that will be detailed in
Section III-A-2 we know that about 60% of the oxide-trapped
charge gets released in 15 hours at 100 , whilst 80% of it should
be de-trapped by a 60 hour annealing step at high temperature.
We would therefore expect each TID step to induce the trapping
of a comparable (within a factor of 2) amount of “fresh” charge,
hence the quantity depicted in Fig. 6 should not change consid-
erably with the accumulated TID. Instead, the dramatic decrease
observed—more than 2 orders of magnitude—points out that the
relative influence of freshly trapped charge on the leakage current
becomes negligible with TID. This is only possible if the negative
charge in the interface states largely dominate the charge balance
at the transistor edge. After the last cycle at 102 Mrd, we per-
formed an annealing for 2 hours at 280 (this is the maximum
temperature of our oven), with the chip unbiased. We then irra-
diated it with the usual procedure up to 1 Mrd (additional), and
measured it again. This time, as shown in the last two points in
Fig.6, therelativedegradationwaslargeagain, indicatingthat this
high temperature step healed the interface states, and the freshly
trapped oxide charge dominated the charge balance again.
2) Isochronal Annealing Results
Among the techniques used to study the characteristics of ra-
diation-induced charge trapping in MOS oxides, isochronal an-
nealing is one of the simplest to setup. The technique consists
of measuring the effect of sequentially emptying a fraction of
the traps through a succession of short annealing periods at in-
creasing temperatures [14]. The sample is cyclically heated to
reach a dwell temperature, kept in that condition for a dwell
Fig. 6. Increase of the leakage current per rd (leak=TID) as a function
of TID for 2 sample NMOS transistors of different size.
time, then cooled down to room temperature to be measured.
The dwell temperature is increased at each subsequent step, typ-
ically by 20 . The difficulty of the experiment is often to en-
sure that the heating and cooling times are short compared to
the dwell time, so that the effects during heating and cooling
are minimal.
The thermal inertia of the temperature controlled chuck used
for our work is such that the heating and cooling times are far
too long for an isochronal annealing study. Therefore, we were
obliged to remove the silicon die containing the TID1 test struc-
ture from the wafer probe station for each thermal cycle, during
which is was consequently un-biased, and to bring it back for
the measurement at the end of the cycle. In agreement with pre-
vious work reported in the literature [15], we chose dwell times
of 360 s, and temperature steps of 20 . The sample was po-
sitioned on a pre-heated bulky metal plate inside an oven for
each annealing step. Given the thermal conductivity of silicon,
the tiny mass of the silicon die, and the large mass of the metal
plate, the sample was heated almost instantaneously to the dwell
temperature. At the end of the dwell time, the sample was ex-
tracted from the oven and positioned for 120 s on top of a bulky
metal plate pre-cooled to , ensuring a quick cooling. It
was then measured at our probe station, where the thermally
controlled chuck imposed a temperature of 25 .
The sample was irradiated at 458 rd/s up to 1 Mrd, a TID level
chosen to maximize the radiation effects induced by the charge
trapped in the oxide. The dwell temperature was increased in
steps from 40 to 240 , and the parameter chosen for the esti-
mate of the un-annealed fraction of the trapped charge was the
leakage current. From the un-annealed fraction, we could ex-
tract the energy levels of the traps. With this information, and
with simple mathematics based on Arrhenius’ law, it is possible
to estimate the evolution of the trapped charge in any dose rate
environment, and at any annealing temperature.
To verify the capability of this method to lead to reliable fore-
casts, we compared the measured evolution of a sample irradi-
ated to 1 Mrd with the forecast obtained using the results of
the isochronal study. The annealing for the comparison was at
100 for 15 hours. As shown in Fig. 7 for the leakage current,
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Fig. 7. Leakage current evolution of NMOS transistors with different aspect
ratio quickly exposed to 1 Mrd (in 36 ) and annealed at 100 C for 15 hours. The
forecast is a prediction that uses the energy levels extracted from the isochronal
annealing study.
Fig. 8. Forecasts of the leakage current evolution of transistors at a dose
rate more typical of real applications, and at two temperatures. The damage is
considerably smaller than for the measured fast irradiation also shown.
the forecast is close to the effective evolution of the transistor
(within a factor of 2). From this experiment, we estimated that
60% of the charge is released in 15 hours at 100 .
The results of the isochronal annealing study were used to
tailor the details of the last test in Section III-A-1, but most of
all they are generally useful to predict the evolution of the tran-
sistors’ electrical characteristics in low-dose-rate environments
typical of real applications in space or HEP experiments. One
such example is shown in Fig. 8, where we predict the leakage
current of the transistors when the TID of 1 Mrd is accumu-
lated over a 1 year period. Whilst a quick irradiation increases
the leakage by more than 2 orders of magnitude for the smallest
W transistor, the prediction for a real application is an increase
by a factor of only 10 at 25 , and drops to a factor of 4 if the
transistor operates at 50 , a more realistic junction tempera-
ture for an operating circuit.
It is important to note that the isochronal annealing technique
just described allows prediction of the time-temperature evolu-
tion of the charge trapped in the oxide only, and not of the in-
terface states. Given that the contribution of these latter tends
Fig. 9. I vs V curve of a 200/0.92 m FOXFET with n-well source and
drain, for different TID and finally after full annealing at 100 C.
to decrease the radiation-induced effects on the transistor char-
acteristics, it is expected that our forecast for low-dose-rate en-
vironments is generally a worst case evolution of the transistor
behavior. Taking into account this likely over-estimate and the
general decrease of the damage at higher TID levels shown in
Figs. 3 and 4, new perspectives open on the use of open-layout
transistors also for multi-Mrd radiation environments.
B. FOXFETs
Other than source-drain leakage, TID can induce failure in in-
tegrated circuits by opening conductive channels under the STI
oxide. The leakage current in this case can flow between adja-
cent n+ diffusions at different potential, such as electrodes of
neighbor NMOS transistors (source or drain), diodes or resis-
tors, or between n-wells at different potential. When studying
the performance of a technology in a radiation environment,
FOXFETs are useful to understand if such leakage currents are
likely to appear.
Fig. 9 summarizes the radiation response of the device with
n-well source and drain at minimum distance (0.92 ) and
. Due to the presence of protection diodes, the
FOXFET’s gate voltage could only be swept between 0 and 10
V, and before irradiation no current is measured in this range in
the vs curve. After 1 Mrd, this voltage swing is almost
entirely in the subthreshold working region of the transistor due
to the shift induced by charges trapped in the oxide. Fur-
ther exposure to TID increases the and degrades the sub-
threshold slope, indicating the formation of interface states. This
behavior agrees well with our model for the evolution of leakage
current and shift of transistors presented in Section III-A-1.
The transistor current increases with TID until about 1–4 Mrd,
then decreases with further integrated dose in a way very sim-
ilar to that shown in Fig. 3 for the leakage of NMOS transistors.
Full annealing (1 week) at 100 seems nevertheless to also
heal a part of the interface states, since the subthreshold slope
recovers; this behavior has been observed before for interface
states [16], although it is not typical.
FOXFETs integrated with n+ diffusions as source and drain
show a qualitatively very similar behavior, but in this case the
maximum leakage current observed is in the nA range.
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Fig. 10. Threshold voltage shift for I/O NMOS transistors with TID, up
to 136 Mrd. The thicker gate oxide of these transistors is itself subject to
noticeable radiation effects, as witnessed by the “rebound” observable for the
ELT transistor.
C. I/O Transistors
I/O transistors are available to allow the integration of ASICs
in the 130 nm technology within systems requiring 2.5 V logic
levels. They are also recommended for on-chip analog circuitry,
wherever the 1.5 V supply voltage of the core transistors does
not provide enough room for stacked transistors, as frequently
used in analog circuit architectures.
Exposure of I/O transistors to TID up to 136 Mrd has given re-
sults conceptually similar to those presented already for the core
transistors, but with the addition of a noticeable sensitivity of the
thicker gate oxide itself. This is evident in the evolution of the
with dose for the enclosed (ELT) NMOS transistor, shown
in Fig. 10. The rebound observed is due to early trapping of
charges in the oxide, and later formation of interface states. This
latter continues during the high-temperature annealing, to give
a considerable final shift (about 150 mV). In analogy with the
core devices, the narrower the transistor the larger the RINCE
observed, and in Fig. 10 the narrower transistors show a pro-
nounced negative “peak” in the shift at doses around 1–3
Mrd due to trapping of positive charges in the lateral STI oxide.
At doses larger than about 10 Mrd, the rebound is due to
radiation effects in the gate oxide (as demonstrated by the ELT
result) and not in the lateral STI. This was not observed for the
core transistors in Fig. 4. In Fig. 11, the “off” current of NMOS
I/O transistors exceeds the for the narrower transistors at
doses between 1 and 3 Mrd where, as it was for the core tran-
sistors, it peaks before decreasing at larger TID.
The radiation-induced threshold voltage shift for PMOS tran-
sistors is shown in Fig. 12. In this case, the larger contribution
to the shift comes from charges trapped in the gate oxide rather
than from RINCEs: the wider transistor with has
a shift of about 300 mV after 136 Mrd, whilst the narrower one
does not reach 450 mV. Annealing only improves the situation
slightly, since the major contribution to the damage comes from
interface states.
D. SRAM
It is interesting to observe how the radiation response of
transistors described above influences the functionality of
Fig. 11. Leakage current for I/O NMOS transistors up to a TID of 136 Mrd.
The leak is due to charge trapping in the STI that opens a conductive path (the
lateral parasitic transistor turns “on”) and, for narrow transistors, influences the
V of the main transistor (RINCE).
Fig. 12. Threshold voltage shift for I/O PMOS transistors with TID, up to
136 Mrd.
circuits in a radiation environment. For this purpose, we have
irradiated a 16 kbit SRAM circuit designed in the same 130 nm
CMOS technology, and manufactured in the same production
run as the TID1 test structure. The circuit has been designed
using the SRAM generator of a commercial library and IP
provider, in which the memory cell uses narrow transistors
(down to 0.15 ).
Although the nominal operating voltage for the memory is 1.2
V, before irradiation it is capable of correctly functioning down
to a of 0.875 V (at a clock rate of 10 MHz). In Fig. 13, we
report the minimum voltage for correct operation of the SRAM
as a function of TID: the minimum supply voltage increases
with TID until eventually, above 3 Mrd, it starts to decrease.
As a result, the curve peaks in a way and at a dose comparable
to what was observed for the core transistor’s leakage (Fig. 3)
and threshold voltage (Fig. 4). Thus the radiation tolerance of
the circuit correlates well with the response to TID measured
on core transistors.
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Fig. 13. Minimum Vdd for correct operation of the SRAM as a function of
TID. Before irradiation, this value was 0.875 V. The white point refers to full
annealing at 100 C.
IV. CONSIDERATIONS ON ASICS DESIGN AND RADIATION
TOLERANCE OF COMMERCIAL COMPONENTS
The results of III can be used to anticipate the consequence of
certain design choices on the radiation tolerance of ASICs, and
more generally to predict the radiation tolerance of commercial
components manufactured in 130 nm CMOS technologies.
If the radiation tolerance of the 2.2 nm gate oxide of the
core transistors in these technologies is absolutely excellent,
the lateral isolation of the transistors is still a source of prob-
lems for applications in radiation environments, in particular
for transistors with small width. Nevertheless, we observe that
the leakage current per transistor—in a fast irradiation—is lim-
ited to a fraction of 1 , whilst for older technologies it was
common to reach values 2–3 orders of magnitude larger [17].
Also the time-temperature evolution of the charge at the tran-
sistor’s edge (oxide-trapped charge and interface states) is such
that considerably less damage is expected for the low-dose-rate
environments typical of real applications. The same applies for
inter-transistor isolation, which even at laboratory dose rates
shows a modest leakage current. For these reasons, we believe
that the TID tolerance of commercial circuits designed using
130 nm technologies is very likely to be generally superior to
the tolerance of their counterparts in older CMOS technologies.
In some cases, components could even stand multi-Mrd radia-
tion levels, and this should not come as a surprise in light of the
results presented in this paper.
For ASIC design, the key question concerns the need to
use systematically HBD techniques such as ELT transistors
and guardrings. Although this allows to design very reliable
radiation tolerant circuits, it comes at the cost of lower density,
lower performance, and larger power consumption. Addition-
ally, it requires the development of a dedicated digital library
where all cells are carefully designed with HBD an investment
in manpower and time that only relatively large design groups
can afford. Can this be avoided?
A careful look at the results in Figs. 3–5, and at the results
of the isochronal annealing studies in Section III-A-2, reveals
that the damage on transistor characteristics in a low-dose-rate
environment is limited—especially for transistors with W larger
than about 0.5 . Also the isolation between n-wells and tran-
sistors should be maintained in the absence of guardrings, since
the level of inter-transistor leakage is very modest even at lab-
oratory dose rates, and will be considerably lower in the field.
This suggests that digital circuits designed using commercial
libraries could survive even in high TID environments. The re-
sult on the SRAM in Section III-D is a good indicator in this
respect: the memory uses by definition quite aggressive layout
techniques to minimize the area, including minimum size tran-
sistors. Although in Fig. 13 it appears that the memory fails at
a TID of about 800 krd, since it does not work anymore at the
of 1.2 V that is its design specification, we can nevertheless
predict that failure would not occur in the field at a much lower
dose rate.
For analog circuits, where most often design is anyway full
custom, it is wiser to layout almost all transistors as ELTs. Al-
though this is mandatory for any transistor working in weak in-
version, since this region is the most affected by TID, it can be
avoided for transistors that are biased deeply in strong inversion.
This is the case for current mirrors that typically also require a
very small W/L ratio that is impossible to achieve with only one
ELT transistor.
To summarize, HBD techniques to mitigate TID effects can
in principle be avoided, or at least only used for some portions
of the circuits (the analog parts and very sensitive digital circuits
in terms of timing) only if the decision of doing so is taken as the
result of a risk management approach, which relies on the full
analysis of the constraints (TID, dose rate, temperature, speed,
power consumption, ). Also, since this means basically to
rely on the natural radiation tolerance of the technology, it is
necessary to monitor it constantly during the full manufacturing
life of the circuit—for instance with dedicated test structures for
TID sensitivity evaluation for each lot, such as the TID1 used for
this study.
All the above is valid for the core of the design, where core
transistors are used. For the periphery of the circuit, where the
input/output functions are implemented, the situation could be
very different. In the situation where the circuit should have 2.5
V interface capability, and where I/O transistors with thicker
gate oxide are used, the radiation tolerance of the full circuit
could well be limited by the input/output circuitry. We have
seen in Section III-C that I/O transistors are considerably more
damaged by TID effects, and that even enclosed transistor can
have, in a multi-Mrd environment, considerable radiation-in-
duced threshold voltage shifts. Therefore, the designer has to
carefully evaluate the impact of these effects on the I/O circuitry,
especially wherever signals are transferred at high speed and
where timing shifts could induce communication failure.
Two last considerations are worth mentioning. First, all the re-
sults presented were collected on samples coming from only one
production lot. Although older and considerably less complete
test structures were measured in the past giving qualitatively
similar results for the same and also for a different foundry,
we are not able to predict the variation of the effects over the
lifetime of the technology—especially in the presence of small
modifications of the process, which are at this stage of matu-
rity unlikely. Second, the discussion has been centered on the
design of circuits for multi-Mrd environments, such as for HEP
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experiments at high luminosity colliders, the relevant applica-
tions for the authors. For more “moderate” radiation environ-
ments, where the TID accumulated over a period of a few years
does not exceed 100–200 krd, we believe that the natural radi-
ation tolerance of the technology is sufficient for most applica-
tions without the need for HBD techniques. Of course, Single
Event Effects still require to be addressed.
V. CONCLUSION
The study of the TID response of transistors and isolation test
structures in a 130 nm commercial CMOS technology has shown
the adverse contribution from oxide-trapped charge and interface
states to the radiation-induced edge effects of deep submicron
transistors. In particular, it has shown how this can influence, in
modern technologies, the characteristics of the main transistor,
an effect we called Radiation-Induced Narrow Channel Effect
(RINCE). This effect is expected to increase its importance in
more modern technologies with smaller feature sizes.
The results of this work indicate that the 130 nm technology
core transistors have the potential of standing high levels of TID.
This has been confirmed on an SRAM test circuit, suggesting
that the natural radiation tolerance of the technology could en-
able commercial-grade circuits to meet radiation requirements
for harsh environments. Precaution has nevertheless to be used,
since process variations could compromise the radiation toler-
ance with no warning. It should therefore be envisaged to verify
the results on hardware produced, in the same technology, at
different times to “average” the radiation performance over a
significant sample of products, covering at least the natural pro-
cessing variability. At the same time, it would be very interesting
to repeat the measurements on samples from different manufac-
turers of 130 nm CMOS technologies, which has only be done
for one other vendor and with un-complete test structures. This
would allow a more confident conclusion on the trend of the ra-
diation-tolerance of the 130 nm node.
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